Computer Science
硬件感知编译
Hardware-aware compilationA compilation process that optimizes quantum circuit execution by considering the physical constraints and characteristics of the target hardware architecture. / 一种在编译过程中考虑目标硬件架构的物理约束和特性，以优化量子电路执行的编译过程。
- Knowledge type
- 工艺技术
- First proposed or discovered
- Proposer
- Turkey Farm member
- Creator
- 农场主
- Last updated
- 2026-10-20 16:00:34
Sub-knowledge points
Optimization of chip-to-chip coupler connectionsMapping of logical qubits to physical qubitsMitigation of hardware-specific noise and errors
Higher-order knowledge points
Quantum compilationQuantum error correctionQuantum software stack
Main parameters and performance indicators
target architecture: the specific quantum hardware system (e.g., modular quantum systems)coupler-connected topology: the interconnection structure between chipsmodular quantum systems: the physical arrangement of quantum components
Open problems
No unresolved problem recorded yet
Related literature
ranked by community starsHardware-aware compilation for chip-to-chip coupler-connected modular quantum systemsOpen source
Related products and links
No item recorded yet
Creation and modification trail
1 recordsRecord title: Hardware-aware compilation.
Node update feedback
review required